

IN THE UNITED STATES  
PATENT AND TRADEMARK OFFICE

JC511 U.S. PTO  
09/188241  
11/09/98

PATENT APPLICATION

INVENTOR: Wenzhe LUO

CASE: LUO 4

TITLE: REDUCED CHARGE INJECTION IN CURRENT SWITCH

ASSISTANT COMMISSIONER FOR PATENTS  
WASHINGTON, D.C. 20231

SIR:

Enclosed are the following papers relating to the above-named application for patent:


Specification (including claims and Abstract) - 18 pages  
8 Informal sheets of drawing(s)  
1 Assignment with Cover Sheet  
Declaration and Power of Attorney

CLAIMS AS FILE				
	NO. FILED	NO. EXTRA	RATE	CALCULATIONS
Total Claims	22 - 20 =	2	x \$22 =	\$44
Independent Claims	4 - 3 =	1	x \$82 =	\$82
Multiple Dependent Claim(s), if applicable			\$270 =	\$0
Basic Fee				\$790
			TOTAL FEE:	\$916

Please file the application and charge **Lucent Technologies Deposit Account No. 12-2325** the amount of **\$916** to cover the filing fee. Duplicate copies of this letter are enclosed. In the event of non-payment or improper payment of a required fee, the Commissioner is authorized to charge or to credit **Deposit Account No. 12-2325** as required to correct the error.

Please address all correspondence to **FARKAS & MANELLI, PLLC, 2000 M Street, N.W. 7<sup>th</sup> Floor, Washington, DC 20036-3307**, and all telephone calls to William H. Bollman at his Washington, DC local number of (202) 261-1000.

Respectfully submitted,



William H. Bollman

Reg. No.: 36,457

Attorney for Applicant(s)

Date: November 9, 1998

Farkas & Manelli, PLLC  
2000 M Street, N.W. 7<sup>th</sup> Floor  
Washington, DC 20036-3307  
(202) 261-1000

11/09/98

09-188241-110998

# APPLICATION UNDER UNITED STATES PATENT LAWS

Invention: **REDUCED CHARGE INJECTION IN CURRENT SWITCH**

Inventor: Wenzhe LUO

Farkas & Manelli P.L.L.C.  
2000 M Street, N.W.  
7<sup>th</sup> Floor  
Washington, D.C. 20036-3307  
Attorneys  
Telephone: (202) 261-1000

This is a:

- ☐ [ ] Provisional Application
- ☒ [X] Regular Utility Application
- ☐ [ ] Continuing Application
- ☐ [ ] PCT National Phase Application
- ☐ [ ] Design Application
- ☐ [ ] Reissue Application
- ☐ [ ] Plant Application

## SPECIFICATION

091894 1099  
3507 438160

# REDUCED CHARGE INJECTION IN CURRENT SWITCH

## BACKGROUND OF THE INVENTION

### 1. Field of the Invention

5 This invention relates generally to metal oxide semiconductor (MOS) switch circuit design. More particularly, it relates to a MOS current switch circuit design which provides a cleaner pulse current waveform due to a smaller amount of charge injection from the current source into the MOS switch.

### 2. Background of Related Art

A MOS current switch is a basic building block in analog design applications. A conventional MOS switch circuit is shown in Fig. 1.

10 In particular, Fig. 1 shows an example of a pull-up current switch circuit including a MOS transistor current source **MC**, a MOS transistor switch **MS**, and a charging or load capacitor **CL**. While the current source **MC** and the switch **MS** are shown as p-channel MOS field effect transistors (PMOSFETs), the principles of the present invention are equally applicable to the use of other transistors, e.g., to n-channel MOS

15 field effect transistors (NMOSFETs).

20 As a switch, the MOS transistor switch **MS** is turned ON when operated at saturation based on a gate voltage **S**. In operation, the load capacitor **CL** is charged by the current source **MC** when the switch **MS** is ON or conducting, and stores a charge when the switch **MS** is OFF or not conducting to isolate the load capacitor **CL** from the current source **MC**.

25

30 Charge injection can cause undesirable spikes in a current signal to the load, e.g., to the load capacitor **CL**. Undesirable charge is injected into the load capacitor **CL** shown in the circuit of Fig. 1 whenever the switch **MS** is switched ON or OFF.

Charge injection arises from multiple sources. For instance, when switching, the switch **MS** itself receives charges from the load capacitor **CL** to form an inversion layer. Some of these charges may be received from the load capacitor **CL**. More seriously, when the current source **MC** enters its saturation from a triod state, minority carriers from the inversion layer of the current source **MC** may be injected into the load capacitor **CL** through the switch **MS**. This second example is much more serious than the first because the size and/or capacity of the current source transistor **MC** is typically always much larger than that of the switch **MS**. In either case, non-uniform current may result to the load, e.g., the load capacitor **CL**.

The effects of charge injection are intrinsic to the design of MOS current switch circuits, e.g., complementary MOS circuits, which are a basic building block for many analog designs. Unfortunately, because of charge injection, undesired charge may be injected from the switch transistor and/or the current source into the load which the current source is serving. This typically causes a significant peak in the current output to the load, directly affecting the operation of the load, e.g., a load capacitor.

Currently there is no ideal technique to sufficiently reduce charge injection in this type circuit.

For instance, one conventional technique to reduce charge injection in a current switching circuit includes a MOS transistor switch **MS** above a MOS transistor current source **MC**, e.g., as shown in Fig. 2. Such a circuit typically does reduce charge injection which might otherwise be injected when the switch **MS** is turned ON. Unfortunately, such a circuit exhibits a large "dead zone" problem causing significant delays in the provision of the current after the switch **MS** is turned ON. Thus, when the switch **MS** is turned ON, it must first charge the transistor current source **MC**, which is typically a large transistor requiring a significant period of time to establish an inversion layer. During the period

of time that the current source **MC** is charging, there is no or little current output to the load, e.g., to the load capacitor **CL**. Thus, during this period, the output current waveform to the load capacitor **CL** is rather undesirable. Even more seriously, the circuit of Fig. 2 nevertheless suffers from a significant charge injection caused when the switch **MS** is turned OFF. At this time, all of the inversion layer charge in the current source **MC** is injected into the load, e.g., to the load capacitor **CL**.

Another conventional technique to reduce charge injection in a current switch circuit is to provide a compensated switch **MS** as shown in Fig. 3.

Fig. 3 shows a functional transistor pair **304a**, **304b** surrounded by compensating transistor pairs **302a**, **302b** and **306a**, **306b** on respective sides of the functional transistor pair **304a**, **304b**. As shown in Fig. 3, the upper transistors **302b**, **304b** and **306b** are PMOS transistors, while the lower transistors **302a**, **304a** and **306a** are NMOS transistors. The two lower compensating transistors **302a**, **306a** and the upper functional transistor **304b** are turned ON and OFF by the voltage level of signal **S**, while the upper two compensating transistors **302b**, **306b** and the lower functional transistor **304a** are turned on by an inverted signal **/S**.

The numbers "0.5", "1.0" and "0.5" adjacent the first compensating transistor pair **302a**, **302b**, the functional transistor pair **304a**, **304b**, and the second compensating transistor pair **306a**, **306b**, represent that the compensating transistors on either side of the functional transistor are half size dummy transistors used to cancel any potential charge injection cancellation.

Compensated switches as shown in Fig. 3 are commonly used in the design of switches in analog circuits. Unfortunately, even the use of compensated switches do not solve the problem of charge injection completely. For instance, the current source **MC** is typically much larger

than the switch **MS**, and thus charge injected from current source **MC** is the main component of the charge injection (normally more than 90%), not the switch **MS** itself. Thus, even by implementing a compensated switch **MS** as shown in Fig. 3, a significant amount of the charge injection (e.g.,  
5 more than 90%) still remains. Another problem is that when the switch **MS** is turned ON, the drain-source voltage (e.g.,  $V_{dd}-V_o$  in Fig. 2) is quite large, and the electric field across the channel is very strong. Thus, the compensated charge injection cannot be canceled very well.

There is thus a need for a current switching circuit design  
10 which greatly reduces or eliminates charge injection to a load.

### SUMMARY OF THE INVENTION

In accordance with the principles of the present invention, a current source switching circuit with reduced charge injection comprises a transistor switch, and a pulling mirror path in parallel with the transistor  
15 switch.

A method of reducing charge injection from a current source through a current switch into a load in accordance with another aspect of the present invention comprises providing a mirror path in parallel with the  
20 current switch. A switch in the mirror path is turned on when the current switch is turned off. The switch in the mirror path is turned off when the current switch is turned on.

A method of switching a current source out from a load in accordance with yet another aspect of the present invention comprises  
25 opening a transistor switch connecting the current source to the load. Substantially simultaneously with the step of opening, a switch to a mirror path in parallel with the transistor switch is closed so that current from the current source flows through the mirror path. This greatly reduces charge injection from the current source to the load when the transistor switch is  
30 opened.

## BRIEF DESCRIPTION OF THE DRAWINGS

Features and advantages of the present invention will become apparent to those skilled in the art from the following description with reference to the drawings, in which:

5           Fig. 1 shows one conventional current switching circuit including a transistor current source connected to a power source and a transistor switch connecting the transistor current source with a load.

          Fig. 2 shows another conventional current switching circuit including current source which is connected to a power source through a  
10       transistor switch.

          Fig. 3 shows a compensated transistor switch comprising a functional transistor surrounded by compensating transistor switches.

          Fig. 4 shows a block diagram of a pull-down mirror path to greatly eliminate charge injection from a current source to a load, in  
15       accordance with the principles of the present invention.

          Fig. 5 shows a schematic of a source current switching circuit including a pull-down mirror path to greatly eliminate charge injection from a current source into a load, in accordance with the principles of the present invention.

20           Figs. 6A and 6B show the formation of an exemplary compensating transistor switch and an exemplary compensating mirror path transistor switch, respectively, for the circuit shown in Fig. 5, in accordance with the principles of the present invention.

          Fig. 7 shows a block diagram of a pull-up mirror path in a  
25       sink current switching circuit to greatly eliminate charge injection to a load, in accordance with another embodiment of the present invention.

          Fig. 8 shows a schematic of a sink current switching circuit including a pull-up mirror path to greatly eliminate charge injection from a current source into a load, in accordance with another embodiment of the  
30       present invention.

## DETAILED DESCRIPTION OF ILLUSTRATIVE EMBODIMENTS

The present invention provides a current switch circuit having greatly reduced charge injection effects with the introduction of a mirror path to mirror the switch path. The mirror path comprises a complementary switch and a pulling amplifier, e.g., a pull-down amplifier for a source current switching circuit, or a pull-up amplifier for a sink current switch circuit.

The pulling amplifier mirrors the status of an output path of a current source, e.g., transistor current source **MC** in a complementary mirror path such that when the current source is switched ON or OFF, the switching process with respect to the load, e.g., the load capacitor **CL**, is smooth and provides a clean current waveform due to greatly reduced charge injection.

Fig. 4 shows a block diagram of a pull-down mirror path to greatly eliminate charge injection from a current source to a load, in accordance with the principles of the present invention.

In particular, a current switching circuit includes a serial path between a current source **420**, a switch **430**, and a load **440**. However, the current switching circuit additionally includes a pull-down mirror path **450** to greatly eliminate charge injection from the current source **420** into the load **440** when the switch **430** isolates the output of the current source **420** from the load **440**. A voltage out **Vo** signal is provided to the pull-down mirror path **450** for reference.

Fig. 5 shows a schematic of a source current switching circuit including a pull-down mirror path to greatly eliminate charge injection from a current source into a load, in accordance with the principles of the present invention.



In particular, the current source **420** in the disclosed embodiment comprises a PMOSFET **MC**, and the switch **430** comprises a PMOSFET **MS**.

Of course, the principles of the present invention relate  
5 equally to the use of other types of transistors as well, e.g., NMOS transistors. The load **440** may be any suitable component depending upon the application. For instance, the exemplary load shown in Fig. 5 is a capacitor **CL**.

The pull-down mirror path **450** in the exemplary embodiment  
10 comprises a switch **MT** which is complementary to the switch **MS**. Thus, while a signal **S** controls the ON/OFF switching of the switch **MS**, an inverted signal **/S** controls the OFF/ON switching of the mirror path switch **MT**. In the exemplary embodiments, the switch **MS** and the mirror path switch **MT** are each compensated switches as shown in Figs. 6A and 6B,  
15 respectively. Of course, the principles of the present invention relate to other types of transistor switches, compensated or non-compensated.

The pull-down mirror path **450** further includes a pull-down amplifier **400** to equalize a current level at the load side of the switch **MC** with a current level at the current source side of the switch **MC** at a time  
20 when the switch **MS** is turned OFF. This greatly reduces and/or eliminates charge injection from the current source **MC** to the load capacitor **CL** when the switch **MS** is turned OFF.

The positive input of the pull-down amp **400** is connected to the load side of the switch **MS** through an input resistor **R1** and an input  
25 capacitor **C1**, while the negative input to the pull-down amp **400** is connected to one side of the mirror path switch **MT**. The other side of the mirror path switch **MT** is connected to the current source side of the switch **MS**.

The transistor current source **MC** may comprise one or more  
30 transistors, e.g., as in a cascaded current source. The transistor current

source **MC** provides a current **IA** as controlled by a biasing voltage **VBIAS** to the gate of the transistor current source **MC**. When the switch **MS** is turned ON, the current **IA** from the current source **MC** flows to the load **440** through the switch **MS** otherwise as in a conventional current switching circuit, e.g., as shown in Figs. 1-3. However, when the switch **MS** is turned OFF, the current **IA** from the current source **MC** flows through the pull-down mirror path **450**.

The control signals **S** and **/S** are complementary to the switch **MS** and mirror path switch **MT**, respectively, and thus when the path connecting the current source **MC** to the load capacitor **CL** is closed through the switch **MS**, the mirror path is open, and vice versa.

Using the mirror path **450**, the current **IA** output from the current source **MC** constantly flows, either through the switch **MS** to the load capacitor **CL**, or to the mirror path **450**. Thus, the magnitude of the current source **MC** is substantially constant whether or not driving the load **440**. Moreover, the voltage at node **A** (i.e., at the output of the current source **MC**) remains substantially unchanged before and after the switch **MS** is turned ON or OFF.

Accordingly, the current source **MC** remains substantially constant whether or not it is passing current through the switch **MS** to the load **440**. Thus, because the charge is substantially unchanged as the switch **MS** turns ON or OFF, undesirable charge injection is avoided from the current source **MC**.

The principles of the present invention also provide a well balanced drain-source voltage of the transistor switch **MS** even before the switch **MS** is turned ON, to further reduce the effects of charge injection.

The advantages of the use of a mirror path to greatly eliminate charge injection from a current source (or sink) are discussed through a comparison of current switching circuits with and without a mirror path.

### (1) Without a Mirror Path

Without the path **X** shown in Fig. 5, the current **IA** only follows when the switch **MS** is turned ON. When the switch **MS** is turned OFF, the output node **A** of the current source **MC** will be charged to the voltage level of the power source **Vdd**. In this case, the current source **MC** won't pass any current simply because **Vds=0**. In this case, the current source **MC** is solidly in its triod region and thus stores a significant number of holes in its inversion layer.

The amount of charge in the inversion layer is calculated by:

$$Q_1 = WLC_{ox}(V_{dd} - V_{tp} - V_{bias})$$

Now, when the switch **MS** is switched on, the voltage at node **A** is pulled down from **Vdd** to more substantially the level of node **0**. The current source **MC** leaves its triod region and enters saturation. During the transition time when the current source **MC** enters saturation, holes are injected from node **A** to the load capacitor **CL** causing charge injection. Eventually, the current source **MC** has a charge in its inversion layer calculated as follows:

$$Q_2 = (2/3)WLC_{ox}(V_{dd} - V_{tp} - V_{bias})$$

The difference in these calculations, i.e.,  $Q_1 - Q_2$ , provides an approximation of the undesirably injected charges.

During the transition time, because of the voltage imbalance between both ends of the switch **MS**, the charge injection due to the switch **MS** would not be evenly distributed between both ends (i.e., source and drain), making it difficult to cancel even with a compensated switch.

### (2) With the Mirror Path

As shown in the Fig. 5, the exemplary pull-down amplifier **400** is configured as a follower. Thus, the pull-down amplifier **400**

receives a reference from its output node and makes the voltage of node **X** follow node that at the output of the pull-down amplifier **400**.

When the switch **MS** is turned OFF, the mirror switch **MT** is turned ON, and the current **IA** output from the current source **MC** follows  
5 into the output of the pull-down amplifier **400** via node **X**. At the same time, a balance is established so that  $V_x=V_o$  if the mirror switch **MT** is switched ON for sufficient time, which is normally the case.

When the switch **MS** is turned ON, the current **IA** output from the current source **MC** is diverted to the load path **O**, to drive the  
10 load capacitor **CL**. Note that at the transition time,  $V_x=V_o$  and the two switches **MS** and **MT** are substantially identical. In this case, the current source output will not change and therefore will not inject undesirable charges into the load capacitor **CL**. Accordingly, charge injection is greatly reduced or eliminated with the use of a mirror path in accordance  
15 with the principles of the present invention.

At the same time, when the switches **MS** and **MT** are turned ON or OFF, the electrical field across the respective switches is reduced. For instance, when the switch **MS** is turned ON, the node **A** is at a level closer to **V<sub>x</sub>** or **V<sub>o</sub>** than to **V<sub>dd</sub>** as in conventional circuits. This allows an  
20 even distribution of the charges about the drain and source of the switch **MS**, allowing a compensated switch, e.g., as shown in Fig. 6A, to provide adequate compensation for any remaining charge.

The present invention is applicable to other types of current  
25 of a pull-up mirror path in a sink current switching circuit to greatly eliminate charge injection to a load, in accordance with another embodiment of the present invention.

In particular, a current sink **720** accepts current from a current source **740**, with a transistor switch **730** there between. In  
30 accordance with the principles of the present invention, a mirror path (i.e.,

a pull-up mirror path) **750** is placed in parallel with the current switch **730**. The voltage out signal **Vo** is provided to the pull-up mirror path **750** for reference. One example of a sink current switching circuit is shown in detail in Fig. 8.

5                    In particular, Fig. 8 shows a current switch **MS** as in the circuit shown in Fig. 5. However, the transistor **MC** serves to sink current sourced by the capacitor **CL**. In this case, the mirror path **750** is configured as a pull-up mirror path.

10                    The pull-up mirror path comprises a pull-up amplifier **790** and a mirror transistor switch **MT**, e.g., an NMOSFET. The positive input of the pull-up amplifier **790** is connected to the source (i.e., capacitor **CL**) side of the switch **MS**, via a suitable resistor **R1** and capacitor **C1**. The negative input to the pull-up amplifier **790** is connected to the sink, i.e., transistor **MC** side of the switch **MS**, via the mirror switch **MT**. The output  
15                    of the pull-up amplifier **790** is connected to its negative input.

                    In accordance with the principles of the present invention, charge injection to a load (in the case of a current source switching circuit) or to a source (in the case of a sink current switching circuit) is greatly reduced or eliminated with the use of a mirror path in parallel with the  
20                    switching transistor.

                    The principles of the present invention have wide ranging uses, including use in phase-locked loop (PLL) clock synthesizers and/or frequency synthesizers.

25                    While the invention has been described with reference to the exemplary embodiments thereof, those skilled in the art will be able to make various modifications to the described embodiments of the invention without departing from the true spirit and scope of the invention.

## CLAIMS

What is claimed is:

1. A current source switching circuit with reduced charge  
5 injection, comprising:  
a transistor switch; and  
a pulling mirror path in parallel with said transistor switch.

2. The current source switching circuit according to claim 1,  
10 further comprising:  
a current source connected between a power source and a  
first side of said transistor switch.

3. The current source switching circuit according to claim 2,  
15 further comprising:  
a load connected between a ground and a second side of  
said transistor switch.

4. The current source switching circuit according to claim 3,  
20 wherein:  
said load is a charging capacitor.

5. The current source switching circuit according to claim 1,  
wherein said transistor switch comprises:  
25 a MOS transistor.

6. The current source switching circuit according to claim 1,  
wherein said transistor switch comprises:

5 a first serial combination of a functional MOS transistor with  
a first compensating transistor connected to a source of said functional  
MOS transistor and a second compensating transistor connected to a  
drain of said functional MOS transistor.

7. The current source switching circuit according to claim 6,  
wherein said transistor switch further comprises:

10 a second serial combination of a complementary functional  
MOS transistor with a first complementary compensating transistor  
connected to a source of said complementary functional MOS transistor  
and a second complementary compensating transistor connected to a  
drain of said complementary functional MOS transistor.

15 8. The current source switching circuit according to claim 1,  
wherein said pulling mirror path comprises:

a pull-down amplifier.

20 9. The current source switching circuit according to claim 8,  
wherein:

said pull-down amplifier is configured as a voltage follower to  
have an output which follows a current source side of said switch.

25 10. The current source switching circuit according to claim  
8, further comprising:

a complementary mirror path transistor switch, said  
complementary mirror path transistor switch being adapted for operation  
opposite to that of said transistor switch.

11. The current source switching circuit according to claim 10, wherein said complementary mirror path transistor switch comprises:

a series combination of a functional transistor with a respective compensating transistor connected to either side of said functional transistor.

12. The current source switching circuit according to claim 2, wherein said current source comprises:

a MOS transistor.

13. The current source switching circuit according to claim 1, wherein said pulling mirror path comprises:

a pull-up amplifier.

14. The current source switching circuit according to claim 13, further comprising:

a current source connected between a ground and a first side of said transistor switch.

15. The current source switching circuit according to claim 13, further comprising:

a current sink connected between a ground and a second side of said transistor switch.

16. The current source switching circuit according to claim 15, wherein said current sink comprises:

a MOS transistor.



17. The current source switching circuit according to claim 16, wherein said current source comprises:  
a charged capacitor.

5 18. A method of reducing charge injection from a current source through a current switch into a load, said method comprising:

providing a mirror path in parallel with said current switch;

turning a switch in said mirror path on when said current switch is turned off; and

10 turning said switch in said mirror path off when said current switch is turned on.

15 19. The method of reducing charge injection from a current source through a current switch into a load according to claim 18, wherein:

said current source is a MOS transistor.

20 20. The method of reducing charge injection from a current source through a current switch into a load according to claim 18, wherein:

said current source is a charged capacitor.

21. A method of switching a current source out from a load, said method comprising:

opening a transistor switch connecting said current source to said load; and

5 substantially simultaneously with said step of opening, closing a switch to a mirror path in parallel with said transistor switch so that current from said current source flows through said mirror path;

wherein charge injection from said current source to said load when said transistor switch is opened is greatly reduced.

10

22. Apparatus for switching a current source out from a load, comprising:


means for opening a transistor switch connecting said current source to said load; and

15 means for closing a switch to a mirror path in parallel with said transistor switch at substantially simultaneously a same time as said means for opening opens said transistor switch so that current from said current source flows through said mirror path;

20 wherein charge injection from said current source to said load when said transistor switch is opened is greatly reduced.


## ABSTRACT

A current switching circuit having greatly reduced charge injection effects with the introduction of a mirror path to mirror the switch path. The disclosed embodiment of the mirror path comprises a complementary switch and a pulling amplifier, e.g., a pull-down amplifier for a source current switching circuit, or a pull-up amplifier for a sink current switch circuit. The pulling amplifier mirrors the status of an output path of a current source, e.g., a transistor current source, such that when the current source is switched ON or OFF, the switching process with respect to the load, e.g., a load capacitor, is smooth and provides a clean current waveform due to greatly reduced charge injection.




PRIOR ART

FIG. 1



PRIOR ART

FIG. 2



Prior ART

FIG. 3




FIG. 4




FIG. 5






FIG. 6A




FIG. 6B




FIG. 8

IN THE UNITED STATES  
PATENT AND TRADEMARK OFFICE

Declaration and Power of Attorney

As the below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name.

I believe I am the original, first and sole inventor of the subject matter which is claimed and for which a patent is sought on the invention entitled **REDUCED CHARGE INJECTION IN CURRENT SWITCH** the specification of which is attached hereto. I hereby state that I have reviewed and understand the contents of the above identified specification, including the claims, as amended by an amendment, if any, specifically referred to in this oath or declaration.

I acknowledge the duty to disclose all information known to me which is material to patentability as defined in Title 37, Code of Federal Regulations, 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, 119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

None

I hereby claim the benefit under Title 35, United States Code, 120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, 112, I acknowledge the duty to disclose all information known to me to be material to patentability as defined in Title 37, Code of Federal Regulations, 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application:

None

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

0913341-1433160

I hereby appoint the following attorney(s) with full power of substitution and revocation, to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected therewith:

Lester H. Birnbaum	(Reg. No. 25830)
Richard J. Botos	(Reg. No. 32016)
Jeffery J. Brosemer	(Reg. No. 36096)
Kenneth M. Brown	(Reg. No. 37590)
Donald P. Dinella	(Reg. No. 39961)
Guy Eriksen	(Reg. No. P-41736)
Martin I. Finston	(Reg. No. 31613)
James H. Fox	(Reg. No. 29379)
Barry H. Freedman	(Reg. No. 26166)
Julio A. Garceran	(Reg. No. 37138)
Mony R. Ghose	(Reg. No. 38159)
Jimmy Goo	(Reg. No. 36528)
Anthony Grillo	(Reg. No. 36535)
Stephen M. Gurey	(Reg. No. 27336)
John M. Harman	(Reg. No. 38173)
Donald E. Hayes, Jr.	(Reg. No. 33245)
John W. Hayes	(Reg. No. 33900)
Mark A. Kurisko	(Reg. No. 38944)
Irena Lager	(Reg. No. 39260)
Christopher N. Malvone	(Reg. No. 34866)
Scott W. McLellan	(Reg. No. 30776)
Martin G. Meder	(Reg. No. 34674)
Geraldine Monteleone	(Reg. No. 40097)
John C. Moran	(Reg. No. 30782)
Michael A. Morra	(Reg. No. 28975)
Gregory J. Murgia	(Reg. No. 41209)
Claude R. Narcisse	(Reg. No. 38979)
Joseph J. Opalach	(Reg. No. 36229)
Neil R. Ormos	(Reg. No. 35309)
Eugen E. Pacher	(Reg. No. 29964)
Jack R. Penrod	(Reg. No. 31864)
Daniel J. Piotrowski	(Reg. No. P-42079)
Gregory C. Ranieri	(Reg. No. 29695)
Scott J. Rittman	(Reg. No. 39010)
Eugene J. Rosenthal	(Reg. No. 36658)
Bruce S. Schneider	(Reg. No. 27949)
Ronald D. Slusky	(Reg. No. 26585)
David L. Smith	(Reg. No. 30592)
Patricia A. Verlangieri	(Reg. No. P-42201)
John P. Veschi	(Reg. No. 39058)
David Volejnicek	(Reg. No. 29355)
Charles L. Warren	(Reg. No. 27407)

0918341099  
06071428160


Eli Weiss

(Reg. No. 17765)

I hereby appoint the attorney(s) on ATTACHMENT A as associate attorney(s) in the aforementioned application, with full power solely to prosecute said application, to make alterations and amendments therein, to receive the patent, and to transact all business in the Patent and Trademark Office connected with the prosecution of said application. No other powers are granted to such associate attorney(s) and such associate attorney(s) are specifically denied any power of substitution or revocation.

Full name of 1st joint inventor: **Wenzhe LUO**

Inventor's  
signature



Date

11/2/1998

Residence: **Allentown, Lehigh County, Pennsylvania**

Citizenship: **CHINA**

Post Office Address: **507 T Benner Road, Allentown, Pennsylvania 18104**

966077-1-1388160

**ATTACHMENT A**Attorney Name(s): William H. BollmanReg. No.: 36,457Telephone calls should be made to **Farkas & Manelli PLLC** at:Phone No.: 202-261-1020Fax No.: 202-887-0336

All written communications are to be addressed to:

**Farkas and Manelli PLLC****2000 M Street, N.W.****7<sup>th</sup> Floor****Washington, D.C. 20036-3307**

2025 OCT 14 PM 4:33:50